



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/823,276	03/29/2001	Ryo Inoue	I0559-393001/P10258-ADI-	7293

20985 7590 02/06/2004

FISH & RICHARDSON, PC
12390 EL CAMINO REAL
SAN DIEGO, CA 92130-2081

EXAMINER

O BRIEN, BARRY J

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 02/06/2004

5

Please find below and/or attached an Office communication concerning this application or proceeding.

10m

Office Action Summary

Application No.

09/823,276

Applicant(s)

INOUE ET AL.

Examiner

Barry J. O'Brien

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 3/29/01, 7/17/01, and 12/16/02.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-21 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
- a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) ☐ Interview Summary (PTO-413) Paper No(s) _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1-21 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed on record in the file: Declaration and Fee as received on 7/17/2001 and Change of Address as received on 12/16/2002.

Specification

3. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.
4. The applicant is requested to review the specification and update the status of all co-pending applications made mention of, replacing attorney docket numbers with current U.S. application or patent numbers when appropriate.
5. The disclosure is objected to because of the following informalities: The specification lacks "Summary" section or general statement of the invention as set forth in 37 CFR 1.73. The summary is separate and distinct from the abstract and is directed toward the invention rather than the disclosure as a whole. The summary may point out the advantages of the invention or how it solves problems previously existent in the prior art (and preferably indicated in the Background of the Invention). In chemical cases it should point out in general terms the utility of the invention. If possible, the nature and gist of the invention or the inventive concept should

Art Unit: 2183

be set forth. Objects of the invention should be treated briefly and only to the extent that they contribute to an understanding of the invention. See MPEP § 608.01(d). See the below paragraphs regarding proper the inclusion of a summary section.

6. The following guidelines illustrate the preferred layout for the specification of a utility application. These guidelines are suggested for the applicant's use.

As provided in 37 CFR 1.77(b), the specification of a utility application should include the following sections in order. Each of the lettered items should appear in upper case, without underlining or bold type, as a section heading. If no text follows the section heading, the phrase "Not Applicable" should follow the section heading:

- (a) TITLE OF THE INVENTION.
- (b) CROSS-REFERENCE TO RELATED APPLICATIONS.
- (c) STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT.
- (d) INCORPORATION-BY-REFERENCE OF MATERIAL SUBMITTED ON A COMPACT DISC (See 37 CFR 1.52(e)(5) and MPEP 608.05. Computer program listings (37 CFR 1.96(c)), "Sequence Listings" (37 CFR 1.821(c)), and tables having more than 50 pages of text are permitted to be submitted on compact discs.) or
REFERENCE TO A "MICROFICHE APPENDIX" (See MPEP § 608.05(a). "Microfiche Appendices" were accepted by the Office until March 1, 2001.)
- (e) BACKGROUND OF THE INVENTION.
 - (1) Field of the Invention.
 - (2) Description of Related Art including information disclosed under 37 CFR 1.97 and 1.98.
- (f) BRIEF SUMMARY OF THE INVENTION.
- (g) BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING(S).
- (h) DETAILED DESCRIPTION OF THE INVENTION.
- (i) CLAIM OR CLAIMS (commencing on a separate sheet).
- (j) ABSTRACT OF THE DISCLOSURE (commencing on a separate sheet).
- (k) SEQUENCE LISTING (See MPEP § 2424 and 37 CFR 1.821-1.825. A "Sequence Listing" is required on paper if the application discloses a nucleotide or amino acid sequence as defined in 37 CFR 1.821(a) and if the required "Sequence Listing" is not submitted as an electronic document on compact disc).

Appropriate correction is required.

Art Unit: 2183

7. The abstract of the disclosure is objected to because it includes legal phraseology, namely the term "comprise". Correction is required. See MPEP § 608.01(b). Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. **The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided.** The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

Claim Rejections - 35 USC § 112

8. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

9. Claim 6 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

10. Claim 6 recites the limitation "pipelined processor" in line 3 of the claim. There is insufficient antecedent basis for this limitation in the claim. Please correct the claim language to provide the correct antecedent basis for this limitation.

Claim Rejections - 35 USC § 102

11. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

12. Claims 1-3, 6-8, 12, 15 and 19 are rejected under 35 U.S.C. 102(b) as being anticipated by Kishigami et al., U.S. Patent No. 5,155,817.

13. Regarding claim 1, Kishigami has taught a method comprising:

- a. Restoring a future file over more than one clock cycle when a termination occurs (see Col.18 lines 16-19, 42-45).

14. Regarding claim 2, Kishigami has taught the method of claim 1 as shown above, further comprising maintaining the future file in a pipelined processor (see Col.1 lines 5-12).

15. Regarding claim 3, Kishigami has taught the method of claim 1 as shown above, wherein restoring the future file comprises updating at least some speculative registers in the future file with architectural values (see Col.4 lines 42-46, Col.8 lines 28-34 and Col.18 lines 16-19, 42-45).

16. Regarding claims 7 and 15, taking claim 15 as exemplary, Kishigami has taught a system comprising:

- a. A static random access memory device (204 of Fig.9),
- b. A processor coupled to the static random access memory device, wherein the processor includes a first set of registers, a second set of registers, a pipeline and a control unit (see Col.8 lines 22-34 and Fig.1) adapted to restore at least some of the registers in the first set of registers with values in at least some of the registers in the second set of registers over more than one clock cycle if a termination occurs in the pipeline (see Col.4 lines 42-46 and Col.18 lines 16-19, 42-45).

Art Unit: 2183

17. Claim 7 is nearly identical to claim 15. Claim 7 differs in its lack of a static random access memory device and a processor coupled to said memory device, but encompasses the same scope as claim 15. Therefore, claim 7 is rejected for the same reasons as claim 15.

18. Regarding claims 6, 12 and 19, taking claim 19 as exemplary, Kishigami has taught the method of claim 15 as shown above, wherein more than one clock cycle comprises the number of clock cycles it takes to flush the pipelined processor (see Col.18 lines 16-19, 42-45). Here, the "flush" of a pipeline requires that the pipeline be cleared of instructions and be restored to its previous known state so that non-speculative operation can continue. Because restoring to the previous state requires that the future file be restored to a known state, it is inherent that the number of clock cycles that it takes to restore the future file is the number of clock cycles it takes to flush the pipeline.

19. Claims 6 and 12 are nearly identical to claim 19. Claims 6 and 12 differ in their parent claims, but encompass the same scope as claim 19. Therefore, claims 6 and 12 are rejected for the same reasons as claim 19.

20. Regarding claim 8, Kishigami has taught the apparatus of claim 7 as shown above, wherein each register in the second set of registers is associated respectively with a register in the first set of registers (see Col.13 lines 45-52 and Col. 14 lines 25-44).

Claim Rejections - 35 USC § 103

21. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person

Art Unit: 2183

having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

22. Claims 4-5, 9-10 and 16-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kishigami et al., U.S. Patent No. 5,155,817.

23. Regarding claims 4, 9 and 16, taking claim 16 as exemplary, Kishigami has taught the method of claim 15 as shown above, but has not explicitly taught wherein more than one clock cycle comprises two clock cycles.

24. However, Kishigami has taught that the amount of clock cycles required to restore the future file is directly dependent upon how many general-purpose architectural registers there are in the processor (see Col.18 lines 16-19, 42-45). Because the claim language has not limited the future file and/or architectural register file that correspond to the future file to a specific size, any size register file will satisfy the claim language. Therefore, one of ordinary skill in the art at the time of the invention would have found it obvious to modify the register file of Kishigami to include two general-purpose registers so that the amount of clock cycles to restore the future file becomes two cycles due to the direct dependence between the amount of general-purpose registers and clock cycles required to restore the future file corresponding to those registers.

25. Claims 4 and 9 are nearly identical to claim 16. Claims 4 and 9 differ in their parent claims, but encompass the same scope as claim 16. Therefore, claims 4 and 9 are rejected for the same reasons as claim 16.

26. Regarding claims 5, 10 and 17, taking claim 17 as exemplary, Kishigami has taught the method of claim 15 as shown above, but has not explicitly taught wherein more than one clock cycle comprises three clock cycles.

Art Unit: 2183

27. However, Kishigami has taught that the amount of clock cycles required to restore the future file is directly dependent upon how many general-purpose architectural registers there are in the processor (see Col.18 lines 16-19, 42-45). Because the claim language has not limited the future file and/or architectural register file that correspond to the future file to a specific size, any size register file will satisfy the claim language. Therefore, one of ordinary skill in the art at the time of the invention would have found it obvious to modify the register file of Kishigami to include three general-purpose registers so that the amount of clock cycles to restore the future file becomes three cycles due to the direct dependence between the amount of general-purpose registers and clock cycles required to restore the future file corresponding to those registers.

28. Claims 5 and 10 are nearly identical to claim 17. Claims 5 and 10 differ in their parent claims, but encompass the same scope as claim 17. Therefore, claims 5 and 10 are rejected for the same reasons as claim 17.

29. Claims 11, 13, 18 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kishigami et al., U.S. Patent No. 5,155,817, as applied to claims 7 and 15 above, respectively, and further in view of Ozer et al., *A Fast Interrupt Handling Scheme for VLIW Processors*.

30. Regarding claims 11 and 18, taking claim 18 as exemplary, Kishigami has taught the apparatus of claim 15 as shown above, but has not explicitly taught wherein the control unit is further adapted to flush the pipeline following termination of the instruction in the pipeline.

31. However, Ozer has taught when an exception occurs that the offending instruction is stopped and all pipelines are flushed prior to restoring the future file with values from the architectural register file (see Col.4 lines 16-20) so that the correct state of the processor is known during the interrupt even though out-of-order execution is taking place (see Col.2 lines 9-

Art Unit: 2183

21), as well as to track which instructions cause the interrupts to occur (see Col.4 lines 20-29).

One of ordinary skill in the art would have recognized that it is desirable to microprocessor designers to operate a processor in a correct, known state so that the results of processing are correct and useful. Therefore, one of ordinary skill in the art at the time of the invention would have found it obvious to modify the processor of Kishigami to flush the pipeline following termination of an instruction in the pipeline so that the processor will operate in a known state and produce correct results.

32. Claim 11 is nearly identical to claim 18. Claim 11 differs in its parent claim, but encompasses the same scope as claim 18. Therefore, claim 11 is rejected for the same reasons as claim 18.

33. Regarding claims 13 and 20, taking claim 20 as exemplary, Kishigami has taught the apparatus of claim 19 as shown above, but has not explicitly taught wherein the control unit is further adapted to restore at least one register in the first set of registers after the pipeline has been flushed.

34. However, Ozer has taught when an exception occurs that the offending instruction is stopped and all pipelines are flushed prior to restoring the future file with values from the architectural register file (see Col.4 lines 16-20) so that the correct state of the processor is known during the interrupt even though out-of-order execution is taking place (see Col.2 lines 9-21), as well as to track which instructions cause the interrupts to occur (see Col.4 lines 20-29).

One of ordinary skill in the art would have recognized that it is desirable to microprocessor designers to operate a processor in a correct, known state so that the results of processing are correct and useful. Therefore, one of ordinary skill in the art at the time of the invention would

Art Unit: 2183

have found it obvious to modify the processor of Kishigami to flush the pipeline following termination of an instruction in the pipeline so that the processor will operate in a known state and produce correct results.

35. Claim 13 is nearly identical to claim 20. Claim 13 differs in its parent claim, but encompasses the same scope as claim 20. Therefore, claim 13 is rejected for the same reasons as claim 20.

36. Claims 14 and 21 rejected under 35 U.S.C. 103(a) as being unpatentable over Kishigami et al., U.S. Patent No. 5,155,817 as applied to claims 7 and 15 above, respectively, and further in view of Patterson et al., *Computer Organization and Design*.

37. Regarding claims 14 and 21, taking claim 21 as exemplary, Kishigami has taught the apparatus of claim 15 as shown above, but has not explicitly taught wherein the pipeline is an X-stage pipeline, the control unit adapted to restore the first set of registers with data contained in the second set of registers over X-N clock cycles or fewer, following a termination of an instruction in an Nth stage of the pipeline.

38. However, Patterson has taught a standard five-stage pipeline, which is a well-known and conventional configuration for a pipeline (see Patterson, p.450-453). Kishigami has taught the restoring of the processor state in order to process the unpredicted branch path in the event of a branch misprediction (see Kishigami, Col.18 lines 42-45) as well as having taught that the amount of clock cycles required to restore the future file is directly dependent upon how many general-purpose architectural registers there are in the processor (see Col.18 lines 16-19, 42-45). Because the claim language has not limited the future file and/or architectural register file that correspond to the future file to a specific size, any size register file will satisfy the claim

Art Unit: 2183

language. Therefore, one of ordinary skill in the art at the time of the invention would have found it obvious to modify the register file of Kishigami to include two general-purpose registers so that the amount of clock cycles to restore the future file becomes two cycles due to the direct dependence between the amount of general-purpose registers and clock cycles required to restore the future file corresponding to those registers. Thus, because Patterson has taught the execution stage being the third stage of five (see Patterson, p.450), and five minus three is two (pipeline stages minus stage corresponding to the execution stage), the claim language has been satisfied.

39. Claim 14 is nearly identical to claim 21. Claim 14 differs in its parent claim, but encompasses the same scope as claim 21. Therefore, claim 14 is rejected for the same reasons as claim 21.

Conclusion

40. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR § 1.111(c).

41. Tran, U.S. Patent No. 5,872,951, has taught a reorder buffer with a future file that is used to store speculative execution results.

42. Witt et al., U.S. Patent No. 5,915,110, has taught a method for recovering from branch mispredictions using a reorder buffer that contains a future file.

Art Unit: 2183

43. Smith et al., Implementing Precise Interrupts in Pipeline Processors, has taught a method for implementing precise interrupts using a future file to restore the state of a processor.

44. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Barry J. O'Brien whose telephone number is (703) 305-5864.


The examiner can normally be reached on Mon.-Fri. 7am-4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Barry J. O'Brien
Examiner
Art Unit 2183

BJO
1/28/2004



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100